View AT88SC1608-10WI-00_2425156.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

1 0971g?smem?04/04 features one 128 x 8 (1k bit) configuration zone eight 256 x 8 (16k bits) user zones low voltage operation: 2.7v to 5.5v two-wire serial interface 16-byte page write mode self-timed write cycle (10 ms max) answer-to-reset register high security memory including anti-wiretapping ? 64-bit authentication protocol (under exclusive patent license from elva) ? authentication attempts counter ? eight sets of two 24-bit passwords ? specific passwords for read and write ? sixteen password attempts counters ? selectable access rights by zone iso compliant packaging high reliability ? endurance: 100,000 cycles ? data retention: 100 years ? esd protection: 4,000v (min) low-power cmos card module contact 8-pin soic, pdip, or lap table 1 . pin configuration name description iso module contact standard package pin vcc supply voltage c1 8 gnd ground c5 1 scl serial clock input c3 6 sda serial data input/output c7 3 rst reset input c2 7 vcc nc 8 7 6 5 1 2 3 4 gnd nc sda nc vcc rst scl nc 8 x 256 x 8 secure memory with authentication at88sc1608
2 at88sc1608 0971g ? smem ? 04/04 description the at88sc1608 provides 17,408 bits of serial eeprom memory organized as one configuration zone of 128 bytes and eight user zones of 256 bytes each. this device is optimized as a ? secure memory ? for the smart card market, secure identification for elec- tronic data transfer, or components in a system, without the requirem ent of an internal microprocessor. the embedded authentication protocol allows the memory and the host to authenticate each other. when this d evice is used with a host which incorporates a microcontroller (e.g., at89c51, at89c2051, at90s1200), the system provides an ? anti-wiretapping ? configuration. the device and the host exc hange ? challenges ? issued from a random generator and verify their values through a specific cryptographic function included in each part. when both agree on the same result, the access to the memory is permitted. figure 1. security methodology device host (reader) card number verify a compute challenge b challenge b verify (rpw) data verify (wpw) write 0 or 1 compute challenge a challenge a verify b read password (rpw) write password (wpw) data
3 at88sc1608 0971g ? smem ? 04/04 memory access depending on the device configuration, the host might carry out the authentication pro- tocol and/or present different passwords for each operation, read or wr ite. each user zone may be configured for free access for read and write or for passw ord-restricted access. to insure security between the different user zones (multi application card), each zone can use a different set of passwords. a specific aac for each password and for the authentication provides protection against ? systematic atta cks. ? when the mem- ory is unlocked, the two-wire ser ial p rotocol is effective, using sda and scl. the memory includes a specific register providing a 32-bit data stream conforming to the iso 7816-10 synchronous answer-to-reset. figure 2. block diagram pin descriptions supply voltage (vcc) the v cc input is a 2.7v-to-5 .5v positive voltage, supplied by the host. serial clock (scl) the scl input is used to positive edge clock data into the device and negat ive edge clock data out of the device. serial data (sda) the sda pin is bidirectional for serial data transfer. this pin is open-drain driven and may be wire-ored with any number of other open drain or open collector devices. an external pull-up resistor should be connected between sda and vcc. the value of this resistor and the system capacitance loading the sda bus will determine the rise time of sda. this rise time will determine the maximum frequency during read operations. low value pull-up resistors will allow higher frequency operations while drawing higher aver- age power supply current. reset (rst) when the rst input is pulsed high, the device will output the data programmed into the 32-bit answer-to-reset register. all password and authentication access will be reset. following a reset, device authentication and password verification sequences must be presented to re-establish user access. vcc gnd scl sda rst iso interface power mgt. authentication unit data transfer password verification answer to reset eeprom random generator
4 at88sc1608 0971g ? smem ? 04/04 memory mapping the first 16k bits of the memory are divided into eight user zones of 256 bytes each. note: ? $ ? = hexadecimal value table 1 . memory map zone $0 $1 $2 $3 $4 $5 $6 $7 user 0 $000 256 bytes - - $0f8 user 1 - - - user 6 $000 - - - $0f8 user 7 $000 256 bytes - - $0f8
5 at88sc1608 0971g ? smem ? 04/04 the last 1k bit of the memory is a configuration zone with specific system data, access rights, and read/write commands; it is divided into six subzones. note: aac: authentication attempts counter pac: password attempts counter ar0 ? 7: access register for user zone 0 to 7 fuses fab, cma, and per are nonvolat ile fuses blown at the end of each card life step. once blown, these eeprom fuses can not be reset. the fab fuse is blown by atmel prior to shipping wafers to the card manufacturer. the cma fuse is blown by the card manufacturer prior to shipping cards to the issuer. the per fuse is blown by the issuer prior to shipping cards to the end user. the fuses are read and written in the configuration zone using the address $80. table 2 . configuration zone configuration $0$1$2$3$4$5$6$7 fabrication answer-to-reset lot history code $00 fab code reserved card manufacturer code $08 access ar0 ar1 ar2 ar3 ar4 ar5 ar6 ar7 $10 reserved for future use $18 authentication aac identification number (nc) $20 cryptogram (ci) $28 secret secret seed (gc) $30 test reserved for memory test $38 pac write 0 pac read 0 $40 pac write 1 pac read 1 $48 pac write 2 pac read 2 $50 passwords pac write 3 pac read 3 $58 pac write 4 pac read 4 $60 pac write 5 pac read 5 $68 pac write 6 pac read 6 $70 pac secure code/write 7 pac read 7 $78 ta ble 3. fuse byte bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 00000percmafab$80
6 at88sc1608 0971g ? smem ? 04/04 when the fuses are all ? 1 ? s, read and write are allowed in the entire memory. before blowing the fab fuse, atmel writes the entire memory to ? 1 ? , except the fabrication sub- zone and the secure code. note: cmc = card manufacturer code ar = access rights as defined by the access register pw = password figure 3. access rights zone access fab = 0 cma = 0 per = 0 fabrication (except cmc) read free free free write forbidden forbidden forbidden fabrication (only cmc) read free free free write secure code forbidden forbidden access read free free free write secure code secure code forbidden authentication read free free free write secure code secure code forbidden secret read secure code secure code forbidden write secure code secure code forbidden te s t read free free free write free free free passwords read secure code secure code write pw write secure code secure code write pw pa c read free free free write secure code secure code write pw user zones read ar ar ar write ar ar ar
7 at88sc1608 0971g ? smem ? 04/04 configuration zone answer-to-reset: 32-bit register defined by atmel lot history code: 32-bit register defined by atmel fab code: 16-bit register defined by atmel card manufacturer code: 32-bit register defined by the card manufacturer access registers eight 8-bit access registers defined by the issuer (enable if ? 0 ? ). the access register for each user zone will specify the privileges and r equireme nts for access to that zone. write password enable (wpe) if enabled (wpe = ? 0 ? ), the user is required to verify the write password to allow write operations in the user zone. if disabled (wpe = ? 1 ? ), all write operations are allowed within the zone. verification of the write password also allows the read and write pass- words to be changed. during personalization (per = ? 1 ? ) the wpe bit is forced active even if set to ? 1 ? . this forces the issuer to verify the write password in order to write data to the user zone. this allows the security code (write 7 password) to lock write functions during transportation. read password enable (rpe) if enabled (rpe = ? 0 ? ), the user is required to verify either the read password or write password to allow read operations in the user zone. read operations initiated without a verified password will return the status of the fuse bits ($00). verification of the write password will always allow read access to the zone. rpe = ? 0 ? and wpe = ? 1 ? is allowed but is not recommended. authentication enable (ate) if enabled (ate = ? 0 ? ), a valid authentication sequence must be completed before access is allowed to the user zone. if disabled (ate = ? 1 ? ), authentication is not r equired for access. password set select (pw2, pw1, pw0) these three bits define which of the eight password sets must be presented to allow access to the user zone. each access register may point to a unique password set, or access registers for multiple zones may point to the same password set. in this case, verification of a single password w ill open several zones, combining the zones into a single larger zone. modify forbidden (mdf) if enabled (mdf = ? 0 ? ), no write access is allowed in the zone at any time. program only (pgo) if enabled (pgo = ? 0 ? ), data within the zone may be changed from ? 1 ? to ? 0 ? but never from ? 0 ? to ? 1 ? . identification number (nc) an identification number with up to 56 bits is defined by the issuer and should be unique for each card. ta ble 4. access registers bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 wpe rpe ate pw2 pw1 pw0 mdf pgo
8 at88sc1608 0971g ? smem ? 04/04 cryptogram (ci) the 64-bit crypt ogram is generated by the internal random generator and modified after each successful verification of the cryptogram by the chip, on host r equest. the ini tial value, defined by the issuer, is diversified as a function of the identification number. secret seed (gc) the 64-bit secret seed, defined by the issuer, is diversified as a function of the identifica- tion number. memory test zone the memory test zone is a 64-bit free access zone for memory test. password sets the password sets are eight sets of two 24-bit passwords for read and write opera tions, defined by the issuer. the write password allows the user to modify the read and write passwords of the same set. by default, the eighth set of passwords (write 7/read 7) is active for all user zones. secure code a 24-bit password, defined by atmel, that is different for each card manufacturer. the write password 7 is used as the secure c ode until the personalization is over (per = 0). attempts counters there are 16 8-bit pass word at tempts counters (pacs), one for each password, and one other 8-bit attempts counter for the authentication protocol (aac). the attempts counters limit the number of consecutive incorrect code presentations allowed (currently eight). user zones these zones are dedicated to user data. the access rights of each zone are program- mable separately via the access registers. if several zones s hare the same password set, the set will be ente red only once (after the part is powered up). therefore, several zones can be combined into one larger z one. the user zone address s hould be changed each time a new zone is being r eached. security operations password verification compare the operation password presented with the stored one and write a new bit in the corresponding attempts counter for each wrong attempt. a valid attempt before the limit erases the attempts counter, and allows the operation to be carried out as long as the chip is powered. only one password is active at a time. when a new pass word is presented, access priv- ileges defined by the previous password become inva lid. if the trials limit has been reached (i.e., the 8 bits of the attempts counter have been writ- ten), the password verification process will not be taken into account. authentication protocol the access to a user zone may be protected by an authentication protocol in add ition to password-dependent rights. the authentication success is memorized and active as long as the chip is powe red, unless a new authentication is initialized or rst becomes active. if the new authentica- tion request is not validated, the card has lost its previous authentication and it should be presented again. only the last r equest is memorized. the authentication verification protocol requires the host to perform an initialize authen- tication command, followed by a verify authentication command.
9 at88sc1608 0971g ? smem ? 04/04 the password and authentication may be presented at any time and in any order. if the trials limit has been reached, i.e., the 8 bits of the attempts counter have been written, the password verification or authentication process will not be taken into acc ount. command definitions and protocols the communications protocol is based on the popular two-wire serial interface. note that the m ost significant bit is transmitted first. set user zone address figure 4. set user zone address note: * = don ? t care bit at power-on, no access to the user zones is allowed until the set user zone address command occurs. this command sets the three most significant bits of the byte address, corresponding to the user zone address. this address stays valid until the host sends a new one and as long as the chip is pow ered. table 5 . device commands description code hex command chip select instruction b7 b6 b5 b4 b3 b2 b1 b0 write user zone $b0 10110000 read user zone $b1 1 0 1 1 0 0 0 1 write configuration zone $b4 1 0 1 1 0 1 0 0 read configuration zone $b5 1 0 1 1 0 1 0 1 set user zone address $b2 10110010 verify password $b3 10110011 initialize authentication $b6 1 0 1 1 0 1 1 0 verify authentication $b7 1 0 1 1 0 1 1 1 command fuses index * * * * * a 10 a 9 a 8 s t o p a c k a c k s t a r t
10 at88sc1608 0971g ? smem ? 04/04 read zone figure 5. read zone note: z = 0: read user zone z = 1: read configuration zone the data byte address is internally incremented following the transmission of each data byte. as long as the at88sc1608 receives an acknowledge from the host, it will con- tinue to increment the data byte address and serially clock out sequential data bytes. during a read operation, the address w ill ? roll over ? from the last byte of the current zone to the first byte of the same zone. if the host is not allowed to read at the specified address, the device will transmit the data byte with all bits equal to ? 0 ? . write zone figure 6. write zone note: z = 0: write user zone z = 1: write configuration zone the lower four bits of the data byte address are internally incremented following the receipt of each data byte. the higher data byte address bits are not incremented, retain- ing the 16-byte write-page address. each data byte within a page must only be loaded once. once a stop condition is issued to indicate the end of the host ? s write command, the device initiates the internally timed nonvolatile write cycle. an ack polling sequence can be initiated immediately. after a write command, if the host is not allowed to write to some address locations, a nonvolatile write cycle will still be initiated. however, the device will only modify data at the allowed addresses. read fuses figure 7. read fuses note: f x = 1: fuse is not blown f x = 0: fuse is blown s t o p a c k a c k a c k s t a r t command byte add (n) data (n) data (n+x) n a c k 0 a 7 a 0 ? d 7 d 0 ? d 7 d 0 ? s t o p a c k a c k a c k s t a r t command byte add (n) data (n) data (n+x) a 7 a 0 ? d 7 d 0 ? d 7 d 0 ? 1 0 1 1 0 z 0 0 a c k a c k a c k s t a r t command fuses add 1 0 1 1 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 f 2 f 1 f 0 n a c k s t o p
11 at88sc1608 0971g ? smem ? 04/04 the read fuses operation is always allowed. the device only transmits one data byte and waits for a new command. write fuses figure 8. write fuses the write fuses operation is only allowed under secure code control and no data byte is transmitted by the host. the fuses are blown sequentially: cma is blown if fab is equal to ? 0 ? , and per is blown if cma is equal to ? 0 ? . if the fuses are all ? 0 ? s, the operation is canceled and the device waits for a new command. once a stop condition is issued to indicate the end of the host ? s write operation, the device initiates the internal nonvolatile write cycle. an ack polling sequence can be ini- tiated immediately. once blown, these fuses cannot be reset. a c k a c k s t a r t command fuses add 1 0 1 1 0 1 0 0 1 0 0 0 0 0 0 0 s t o p
12 at88sc1608 0971g ? smem ? 04/04 answer-to-reset if rst is high during scl clock pulse, the reset operation occurs according to the iso 7816-10 synchronous answer-to-reset. the four bytes of the answer-to-reset register are transmitted least significant bit (lsb) first on the 32 clock pu lses provided on scl. following a rst assertion, all password and authentication ac cess privileges are reset. the values programmed by atmel are shown in figure 9 below. figure 9. answer-to-reset verify password figure 10. verify password 1. pw: password, 3 bytes 2. the four bits ? rppp ? indicate the password to compare: r = 0: write password r = 1: read password ppp: password set number (rppp = 0111 for the secure code) once the sequence is completed and a stop condition is issued, there is a nonvolatile write cycle to update the associated attempts counter. in order to know whether or not the inserted password was correct, the device requires the host to perform an ack poll- ing sequence with the specific device address of $b5. when the write cycle has been completed, the ack polling com mand ($b5, read configuration zone) will return a valid ack. this command should be followed by the byte address of the respective pac. if the password presented is valid, the pac will be set to $ff. if the password was not valid, the pac will have one additional bit written to ? 0 ? . r e s e t d 0 ? d 8 d 15 ? d 16 d 23 ? d 7 d 24 d 31 ? 0 0 1 1 0 1 0 0 0 1 0 1 0 1 0 1 1 0 1 0 1 0 1 0 0 0 0 0 0 1 0 1 $2c $aa $55 $a0 a c k a c k s t a r t command index 1 0 1 1 0 1 0 0 * * * * r p 2 p 1 p 0 s t o p d 7 ? d 0 pw(0) d 15 ? d 8 d 23 ? d 16 pw(1) pw(2) a c k a c k a c k
13 at88sc1608 0971g ? smem ? 04/04 initialize authentication figure 11. initialize authentication note: q0: host random number, 8 bytes the initialize authentication command sets up the r andom gene rator with the cr ypto- gram (ci), the secret seed (gc), and the host random number (q0). once the sequence is completed and a stop condition is iss ued, there is a nonvolatile write cycle to write a new bit of the 8-bit aac to ? 0 ? . in order to complete the authentication protocol, the device requires the host to perform an ack polling sequence with the specific device address of $b7, corresponding to the verify authentication command. verify authentication figure 12. verify authentication note: q1: host challenge, 8 bytes if q1 is equal to ci + 1, then the device writes ci + 2 in memory in place of ci; this must be preceded by the initialize authentication command. once the sequence is completed and a stop condition is issued, t here is a nonvolatile write cycle to update the associated attempts counter. in order to know whether or not the authentication was corre ct, the device requires the host to perform an ack polling sequence with the specific device address of $b5 to read the aac in the configuration zone. a valid authentication will result in the aac cleared to $ff. an invalid authentication attempt will initiate a nonvol- atile write cycle, but no clear operation will be performed on the aac. device operation clock and data transitions the sda pin is normally pulled high with an external device. data on the sda pin may change only during scl-low time periods (see figure 14). data changes during scl- high time periods will indi cate a start or stop condition as defined below. start condition a high-to-low transition of sda with scl high is a start condition which must precede any other command (see figure 13). a c k a c k s t a r t command q0(0) 1 0 1 1 0 1 1 0 s t o p d 7 ? d 0 q0(1) d 15 ? d 8 d 63 ? d 56 q0(7) a c k a c k . . . a c k a c k s t a r t command q1(0) 1 0 1 1 0 1 1 0 s t o p d 7 ? d 0 q1(1) d 15 ? d 8 d 63 ? d 56 q1(7) a c k a c k . . .
14 at88sc1608 0971g ? smem ? 04/04 stop condition a low-to-high transition of sda with scl high is a stop c ondition. af ter a read sequence, the stop command will place the device in a standby power mode (see figure 13). acknowledge all addresses and data are serially transmitted to and from the device in 8-bit wo rds. the device sends a zero to acknowledge that it has received each byte. this happens during the ninth clock cycle. during read operations, the host must pull the sda line low during the ninth clock cycle to acknowledge that it has received the data byte. failure to transmit this ack bit will terminate the read operation. standby mode the at88sc1608 features a low-power standby mode that is enabled upon power-up and after the receipt of the stop bit and the completion of any internal operations. acknowledge polling once the internally-timed write cycle has started and the device inputs are disabled, acknowledge polling can be initiated. this invo lves sending a start condition followed by the device address representative of the operation desired. only if the internal write cycle has comp leted will the device respond with a ? 0 ? , allowing the sequence to continue. figure 13. start and stop definition note: the scl input should be low w hen the device is idle. therefore, scl is low before a start condition and after a stop condition. figure 14. data validity sda data stable data stable data change scl
15 at88sc1608 0971g ? smem ? 04/04 figure 15. output acknowledge data in data out start acknowledge 189 scl absolute maximum ratings operating temperature . . . . . . . . . . . . . ? 55 c to +125 c note: stresses beyond those listed under ? absolute maxi- mum ratings ? may cause permanent damage to the device. this is a stress rating only; functional opera- tion of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. storage temperature . . . . . . . . . . . . . . . ? 65 c to +150 c voltage on any pin with respect to ground . . . . . . . . . . . . . . . . . . . . . ? 0.7v to v cc + 0.7v maximum operating voltage . . . . . . . . . . . . . . . . . .6.25v dc output current . . . . . . . . . . . . . . . . . . . . . . . 5.0 ma
16 at88sc1608 0971g ? smem ? 04/04 dc characteristics table 6 . dc characteristics notes: 1. this parameter is preliminary; atmel may change the specifications upon further characterization. 2. v il min and v ih max are reference only and are not tes ted. applicable over recommended operating range from: v cc = +2.7v to 5.5v, t ac = 0 c to +70 c. (unless otherwise noted). symbol parameter test condition min typ max units v cc (1) supply voltage 2.7 5.5 v i cc supply current v cc = 5.0v read at 1 mhz 5.0 ma i cc supply current v cc = 5.0v write at 1 mhz 5.0 ma i sb1 (1) standby current v cc = 2.7v v in = v cc or gnd 1.0 a i sb2 standby current v cc = 5.0v v in = v cc or gnd 20.0 a i li input leakage current v in = v cc or gnd 1.0 a i li rst input leakage current v in = v cc or gnd 20.0 a i lo output leakage current v out = v cc or gnd 1.0 a v il input low level (2) ? 0.3 v cc x 0.3 v v ih input high level (2) v cc x 0.7 v cc + 0.5 v v ol2 output low level v cc = 2.7v i ol = 2.1 ma 0.4 v
17 at88sc1608 0971g ? smem ? 04/04 power management if vcc falls below 1.9v, the chip stops working un til it ri ses above 2.7v. ac characteristics note: 1. applicable over recommended operating range from t a = 0 c to +70 c, v cc = +2.7v to +5.5v, cl = 1 ttl gate and 100 pf (unless otherwise no ted) 2. this parameter is characterized and is not 100% tested. pin capacitance notes: 1. applicable over recommended operating c onditions t a = 25 c, f = 1.0 mhz, v cc = +2.7v 2. this parameter is characterized and is not 100% tested. table 7 . ac characteristics (1) 5.0-volt symbol parameter min max units f scl clock frequency, scl 1.0 mhz t low clock pulse width low 400 ns t high clock pulse width high 400 ns t aa clock low to data out valid 550 ns t hd.sta start hold time 200 ns t su.sta start set-up time 200 ns t hd.dat data in hold time 10 ns t su.dat data in set-up time 100 ns t r inputs rise time (2) 100 ns t f inputs fall time (2) 30 ns t su.sto stop set-up time 200 ns t dh data out hold time 20 ns t wr write cycle time 10 ms t rst reset width high 600 ns t su.rst reset set-up time 50 ns t hd.rst reset hold time 50 ns t vcc-rst power-on reset time 2.0 ms table 8 . pin capacitance (1) symbol test condition max units conditions c i/o input/output capacitance (sda) (2) 8pfv i/o = 0v c in input capacitance (rst, scl) (2) 6pfv in = 0v
18 at88sc1608 0971g ? smem ? 04/04 timing diagrams figure 16. bus timing note: scl: serial clock; sda: serial data i/o figure 17. synchronous answer-to-reset timing rst sda scl t su.rst t hd.rst t aa t aa t high t low t rst do d1 d2
19 at88sc1608 0971g ? smem ? 04/04 figure 18. write cycle timing note: the write cycle time t wr is the time from valid stop condition of a write sequence to the end of the inter nal clear/write cycle. scl: serial clock sda: serial data i/o t wr scl sda wordn 8th bit ack stop condition start condition
20 at88sc1608 0971g ? smem ? 04/04 ordering information note: 1. formal drawings may be obtained from an atmel sales office. ordering code package voltage range temperature range at88sc1608-09et-00 m2 ? e module 2.7v ? 5.5v commerical (0 c ? 70 c) at88sc1608-09pt-00 m2 ? p module 2.7v ? 5.5v commerical (0 c ? 70 c) at88sc1608-10pi-00 8p3 2.7v ? 5.5v industrial (? 40 c ? 85 c) at88sc1608-10si-00 8si 2.7v ? 5.5v industrial (? 40 c ? 85 c) at88sc1608-10ci-00 8c 2.7v ? 5.5v industrial (? 40 c ? 85 c) AT88SC1608-10WI-00 7 mil wafer 2.7v ? 5.5v industrial (? 40 c ? 85 c) package type (1) description m4 ? e module m4 iso 7816 smart card module m4 ? p module m4 iso 7816 smart card module with atmel logo 8s1 8-lead, 0.150 ? wide, plastic gull wing small outline package (jedec soic) 8p3 8-lead, 0.300 ? wide, plastic dual inline package (pdip) 8c 8-lead, 0.230 ? wide, leadless array package (lap)
21 at88sc1608 0971g ? smem ? 04/04 smart card modules *note: the module dimensions listed refer to the dimensions of the exposed metal contact area. the actual dimensions of the module after excise or punching from the carrier tape are generally 0.4 mm greater in both directions (i.e., a punched m2 module will yield 13.0 x 11.8 mm). module size: m2 dimension*: 12.6 x 11.4 [mm] thickness: 0.58 [mm] max pitch: 14.25 [mm] glob top: round: 8.0 [mm] max ? ordering code: 09et-00 module size: m2 dimension*: 12.6 x 11.4 [mm] glob top: square: 8.8 x 8.8 [mm] thickness: 0.58 [mm] pitch: 14.25 [mm] ordering code: 09pt-00
22 at88sc1608 0971g ? smem ? 04/04 packaging information ordering code: 10si-00 8-lead soic 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. note: 10/10/01 8s1 , 8-lead (0.150" wide body), plastic gull wing small outline (jedec soic) 8s1 a common dimensions (unit of measure = mm) symbol min nom max note these drawings are for general information only. refer to jedec drawing ms-012 for proper dimensions, tolerances, datums, etc. h 1 2 n 3 top view c e end view a b l a2 e d side view a ? ? 1.75 b ? ? 0.51 c ? ? 0.25 d ? ? 5.00 e ? ? 4.00 e 1.27 bsc h ? ? 6.20 l ? ? 1.27
23 at88sc1608 0971g ? smem ? 04/04 ordering code: 10pi-00 8-lead pdip 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 8p3 , 8-lead, 0.300" wide body, plastic dual in-line package (pdip) 01/09/02 8p3 b notes: 1. this drawing is for general information only; refer to jedec drawing ms-001, variation ba, for additional information. 2. dimensions a and l are measured with the package seated in jedec seating plane gauge gs-3. 3. d, d1 and e1 dimensions do not include mold flash or protrusions. mold flash or protrusions shall not exceed 0.010 inch. 4. e and ea measured with the leads constrained to be perpendicular to datum. 5. pointed or rounded lead tips are preferred to ease insertion. 6. b2 and b3 maximum dimensions do not include dambar protrusions. dambar protrusions shall not exceed 0.010 (0.25 mm). common dimensions (unit of measure = inches) symbol min nom max note d d1 e e1 e l b2 b a2 a 1 n ea c b3 4 plcs a ?? 0.210 2 a2 0.115 0.130 0.195 b 0.014 0.018 0.022 5 b2 0.045 0.060 0.070 6 b3 0.030 0.039 0.045 6 c 0.008 0.010 0.014 d 0.355 0.365 0.400 3 d1 0.005 ?? 3 e 0.300 0.310 0.325 4 e1 0.240 0.250 0.280 3 e 0.100 bsc ea 0.300 bsc 4 l 0.115 0.130 0.150 2 top view side view end view
24 at88sc1608 0971g ? smem ? 04/04 ordering code: 10ci-00 8-lead lap 2325 orchard parkway san jose, ca 95131 title drawing no. r rev. 8cn1 , 8-lead (8 x 5 x 1.04 mm body), lead pitch 1.27 mm, leadless array package (lap) a 8cn1 11/13/01 common dimensions (unit of measure = mm) symbol min nom max note a 0.94 1.04 1.14 a1 0.30 0.34 0.38 b 0.36 0.41 0.46 1 d 7.90 8.00 8.10 e 4.90 5.00 5.10 e 1.27 bsc e1 0.60 ref l 0.62 .0.67 0.72 1 l1 0.92 0.97 1.02 1 note: 1. metal pad dimensions. pin1 corner marked pin1 indentifier 0.10 mm typ 4 3 2 1 5 6 7 8 top view l b e l1 e1 side view a1 a bottom view e d
printed on recycled paper. disclaimer: atmel corporation makes no warranty for the use of its products, other than those expressly contained in the co mpany ? s standard warranty which is detailed in atmel ? s terms and conditions located on the company ? s web site. the company assumes no responsibil ity for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time wi t hout notice, and does not make any commitment to update the information contained herein. no licenses to patents or other intellectual property of atmel are granted by the company in connection with the sale of atmel products, expressly or by implication. atmel ? s products are not auth orized for use as critical components in life support devices or systems. atmel corporation atmel operations 2325 orchard parkway san jose, ca 95131 tel: 1(408) 441-0311 fax: 1(408) 487-2600 regional headquarters europe atmel sarl route des arsenaux 41 case postale 80 ch-1705 fribourg switzerland tel: (41) 26-426-5555 fax: (41) 26-426-5500 asia room 1219 chinachem golden plaza 77 mody road tsimshatsui east kowloon hong kong tel: (852) 2721-9778 fax: (852) 2722-1369 japan 9f, tonetsu shinkawa bldg. 1-24-8 shinkawa chuo-ku, tokyo 104-0033 japan tel: (81) 3-3523-3551 fax: (81) 3-3523-7581 memory 2325 orchard parkway san jose, ca 95131 tel: 1(408) 441-0311 fax: 1(408) 436-4314 microcontrollers 2325 orchard parkway san jose, ca 95131 tel: 1(408) 441-0311 fax: 1(408) 436-4314 la chantrerie bp 70602 44306 nantes cedex 3, france tel: (33) 2-40-18-18-18 fax: (33) 2-40-18-19-60 asic/assp/smart cards zone industrielle 13106 rousset cedex, france tel: (33) 4-42-53-60-00 fax: (33) 4-42-53-60-01 1150 east cheyenne mtn. blvd. colorado springs, co 80906 tel: 1(719) 576-3300 fax: 1(719) 540-1759 scottish enterprise technology park maxwell building east kilbride g75 0qr, scotland tel: (44) 1355-803-000 fax: (44) 1355-242-743 rf/automotive theresienstrasse 2 postfach 3535 74025 heilbronn, germany tel: (49) 71-31-67-0 fax: (49) 71-31-67-2340 1150 east cheyenne mtn. blvd. colorado springs, co 80906 tel: 1(719) 576-3300 fax: 1(719) 540-1759 biometrics/imaging/hi-rel mpu/ high speed converters/rf datacom avenue de rochepleine bp 123 38521 saint-egreve cedex, france tel: (33) 4-76-58-30-00 fax: (33) 4-76-58-34-80 e-mail literature@atmel.com web site http://www.atmel.com 0971g ? smem ? 04/04 ? atmel corporation 2004 . all rights reserved. atmel ? and combinations thereof are registered trademarks of atmel corporation or its subsidiaries. other terms and product names may be the trademarks of others.

▲Up To Search▲

Price & Availability of AT88SC1608-10WI-00

	To Download AT88SC1608-10WI-00 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .